Appln No. 10/754938

Amdt. Dated: August 23, 2010

Reply to Notice to file corrected app papers dated Aug 18, 10 2

Amendment to the Specification:

The Paragraph beginning at Page 249, lines 12 - 15, is to be amended as follows:

Note that the CPU can conditionally be allowed to take part in the unused read round-robin scheme. Its participation is controlled via the configuration bit EnableCPURoundRobin. When this bit is set, the CPU and refresh share a joint position in the round-robin order, shown in Fable-Table 118. When cleared, the position is occupied by refresh alone.

The Paragraph beginning at Page 302, lines 38 - 39, is to be amended as follows:

Round-robin arbitration is effectively a priority assignment with the units assigned a priority according to the round-robin order of Table 118 but starting at the unit currently pointed to.

The Paragraph beginning at Page 363, lines 12 - 20, is to be amended as follows:

To enter pass through mode the LBD takes advantage of the way run lengths can be written. Usually if one of the runlength pair is less than or equal to 31 it should be encoded as a short runlength. However under the coding scheme of Table-Table 153 it is still legal to write it as a medium or long runlength. The LBD has been designed so that if a short runlength value is detected in a medium runlength then once the horizontal command containing this runlength is decoded completely this will tell the LBD to enter pass through mode and the bits following the runlength is un-compressed data. The number of bits to pass through is either a programmed number of bits or the end of the line which ever comes first. Once the pass through mode is completed the current color is the same as the color of the last bit of the passed through data.

The Paragraph beginning at Page 444, lines 4 - 8, is to be amended as follows:

Both TD and TFS storage in DRAM can wrap around the bandstore area. The bounds of the band store are described by inputs from the CDU shown in Table Table 174. The TD and TFS DRAM interfaces therefore support bandstore wrapping. If the TD or TFS DRAM interface increments an address it is checked to see if it matches the end of bandstore address. If so, then the address is mapped to the start of the bandstore.

Appln No. 10/754938

Amdt. Dated: August 23, 2010

Reply to Notice to file corrected app papers dated Aug 18, 10 3

The Paragraph beginning at Page 483, lines 14 - 16, is to be amended as follows:

The diffuse unit contains the combinatorial logic to implement the truth table from <u>Table Table 199</u>. The diffuse unit receives a dot consisting of 6 color planes (1 bit per plane) as well as an associated 6-bit dead nozzle mask value.